Critical Delays in Clock Distribution CircuitsReport as inadecuate

Critical Delays in Clock Distribution Circuits - Download this document for free, or read online. Document in PDF available to download.

Mathematical Problems in EngineeringVolume 2013 2013, Article ID 145936, 6 pages

Research ArticleEscola Politécnica da Universidade de São Paulo, Avenida Professor Luciano Gualberto, Travessa 3, No. 158, 05508-900 São Paulo, SP, Brazil

Received 5 August 2013; Revised 28 September 2013; Accepted 13 October 2013

Academic Editor: Jui-Sheng Lin

Copyright © 2013 José R. C. Piqueira and Diego Paolo F. Correa. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.


As the distribution of clock signals between the nodes of a networkbecame a critical operational requisite, the transmission delays have tobe studied because they affect the accurate recovering of the time basis. In this work, the critical delay value is calculated considering simplifications compatible with practical situations. The main contribution is toconsider the dissipative terms in the node equations, expressing criticaldelays, depending on the time constant of the dissipation.

Author: José R. C. Piqueira and Diego Paolo F. Correa



Related documents