Code Generation for an Application-Specific VLIW Processor With Clustered, Addressable Register FilesReport as inadecuate

Code Generation for an Application-Specific VLIW Processor With Clustered, Addressable Register Files - Download this document for free, or read online. Document in PDF available to download.

1 Parkas - Parallélisme de Kahn Synchrone DI-ENS - Département d-informatique de l-École normale supérieure, ENS Paris - École normale supérieure - Paris, Inria Paris-Rocquencourt, CNRS - Centre National de la Recherche Scientifique : UMR 8548 2 CEA-LETI - Laboratoire d-Electronique et des Technologies de l-Information

Abstract : Modern compilers integrate recent advances in compiler construction, intermediate representations, algorithms and programming language front-ends. Yet code generation for appli\-cation-specific architectures benefits only marginally from this trend, as most of the effort is oriented towards popular general-purpose architectures. Historically, non-orthogonal architectures have relied on custom compiler technologies, some retargettable, but largely decoupled from the evolution of mainstream tool flows. Very Long Instruction Word VLIW architectures have introduced a variety of interesting problems such as clusterization, packetization or bundling, instruction scheduling for exposed pipelines, long delay slots, software pipelining, etc. These have been addressed in the literature, with a focus on the exploitation of Instruction Level Parallelism ILP. While these are well known solutions already embedded into existing compilers, they rely on common hardware functionalities that are expected to be present in a fairly large subset of VLIW architectures. This paper presents our work on back-end compiler for Mephisto, a high performance low-power application-specific processor, based on LLVM. Mephisto is specialized enough to challenge established code generation solutions for VLIW and DSP processors, calling for an innovative compilation flow. Conversely, even though Mephisto might be seen a somewhat exotic processor, its hardware characteristics such as addressable register files benefit from existing analyses and transformations in LLVM. We describe our model of the Mephisto architecture, the difficulties we encountered, and the associated compilation methods, some of them new and specific to Mephisto.

Keywords : Clustered VLIW address generation LLVM back-end compiler

Author: Ivan Llopard - Albert Cohen - Christian Fabre - Jérôme Martin - Henri-Pierre Charles - Christian Bernard -



Related documents