A Novel Multilevel Inverter Employing Additive and Subtractive TopologyReportar como inadecuado




A Novel Multilevel Inverter Employing Additive and Subtractive Topology - Descarga este documento en PDF. Documentación en PDF para descargar gratis. Disponible también para leer online.

As the demand for highvoltage, high power inverters are increasing and there is a problem ofconnecting a power semiconductor switch directly to a high voltage network. Asa part of this the multilevel inverters had been introduced. As a part of this,several researches had been done for the development of multilevel inverters. The commercially available andextensively studied topologies for multilevel voltage output are Neutral PointClamped NPC, Cascaded Half Bridge CHB and Flying Capacitor FC converters.However, with these existing topologies, there is a significant increase in thenumber of power switches andpassive components. Thus it leads to more complex control circuitry and overall cost of the system increasewith increase in the output levels. In this paper, a novel multilevel inverter isproposed in which it employs additive and subtractive topology to get higheroutput levels. This approach significantly reduces the number of power switchesneeded as compared to existing topology. Thepresent developed multilevel inverter can generate only five voltage levels.With this proposed topology the multilevel inverter can be modified tonine-level inverter. Moreover modified hybrid multicarrier Pulse WidthModulation PWM technique can be implemented in the proposed multilevelinverter in order to obtain uniform switch utilization and lower THD. Anappropriate modulation scheme is presented and also the proposed concept isanalyzed through simulation studies.

KEYWORDS

Multilevel Inverter MLI, Pulse Width Modulation PWM, Multicarrier PWM Scheme, Additive and Subtractive Topology, Total Harmonic Distortion THD

Cite this paper

Prasannamoorthy, V. , Sundaramoorthi, P. and Jacob, M. 2016 A Novel Multilevel Inverter Employing Additive and Subtractive Topology. Circuits and Systems, 7, 2425-2436. doi: 10.4236-cs.2016.79209.





Autor: V. Prasannamoorthy1, P. Sundaramoorthi2, Merin Jacob2

Fuente: http://www.scirp.org/



DESCARGAR PDF




Documentos relacionados