Characterization and modeling of electrical stresses on digital integrated circuits power integrity and conducted emissionReportar como inadecuado




Characterization and modeling of electrical stresses on digital integrated circuits power integrity and conducted emission - Descarga este documento en PDF. Documentación en PDF para descargar gratis. Disponible también para leer online.

1 LAAS-ESE - Équipe Énergie et Systèmes Embarqués LAAS - Laboratoire d-analyse et d-architecture des systèmes Toulouse

Abstract : Recent studies have shown that integrated circuit aging modifies electromagnetic emission significantly. The proposed paper aims at evaluating the impact of aging on the power integrity and the conducted emission of digital integrated circuits, clarifying the origin of electromagnetic emission evolution and proposing a methodology to predict this evolution. On-chip measurements of power supply voltage bounces in a CMOS 90 nm technology test chip and conducted emission measurements are combined with electric stress to characterize the influence of aging. Simulations based on ICEM modeling modified by an empirical coefficient to model the evolution of the emission induced by device aging is proposed and tested.

Keywords : Integrated circuits power integrity conducted emission accelerated aging ICEM modelling





Autor: Alexandre Boyer - Sonia Ben Dhia -

Fuente: https://hal.archives-ouvertes.fr/



DESCARGAR PDF




Documentos relacionados