Zero-defect designs, why and how: formal verification vs. automated synthesisReportar como inadecuado




Zero-defect designs, why and how: formal verification vs. automated synthesis - Descarga este documento en PDF. Documentación en PDF para descargar gratis. Disponible también para leer online.

1 TIMA - Techniques of Informatics and Microelectronics for integrated systems Architecture 2 Polito - Politecnico di Torino Torino

Abstract : Zero-defect VLSI design is a goal one must try to reach and CAD tools provide an increasingly important support to designers. High-level automated synthesis and formal verification are cooperating approaches to this end. The paper analyzes the general framework of digital design and the relationships between synthesis and verification as far as functional correctness is concerned, showing their limits, mutual dependencies, and how they can and should work together.

Keywords : zero-defect-VLSI-design equivalence-preserving-transformations formal-verification automated-synthesis functional-correctness digital-design CAD-tools





Autor: D. Borrione - P. Prinetto -

Fuente: https://hal.archives-ouvertes.fr/



DESCARGAR PDF




Documentos relacionados