Formal Analysis of a Hardware Dynamic Task Dispatcher with CADPReportar como inadecuado

Formal Analysis of a Hardware Dynamic Task Dispatcher with CADP - Descarga este documento en PDF. Documentación en PDF para descargar gratis. Disponible también para leer online.

* Corresponding author 1 ST-GRENOBLE - STMicroelectronics Grenoble 2 CONVECS - Construction of verified concurrent systems Inria Grenoble - Rhône-Alpes, LIG - Laboratoire d-Informatique de Grenoble

Abstract : The complexity of multiprocessor architectures for mobile multimedia applications renders their validation challenging. In addition, to provide the necessary flexibility, a part of the functionality is realized by software. Thus, a formal model has to take into account both hardware and software. In this article we report on the use of the CADP toolbox for the formal modeling and analysis of the DTD Dynamic Task Dispatcher, a complex hardware block of an industrial hardware architecture developed by STMicroelectronics. The formal LNT model developed by an industry engineer was appropriate to discuss implementation details with the architect and enabled model-checking temporal properties expressed in MCL, which discovered a possible problem. We investigated the existence of the problem in the architect-s C++ model using co-simulation of the C++ and the formal LNT models.

Autor: Etienne Lantreibecq - Wendelin Serwe -



Documentos relacionados