OBTAINING TEMPORAL AND TIMED PROPERTIES OF LOGIC CONTROLLERS FROM FAULT TREE ANALYSISReportar como inadecuado




OBTAINING TEMPORAL AND TIMED PROPERTIES OF LOGIC CONTROLLERS FROM FAULT TREE ANALYSIS - Descarga este documento en PDF. Documentación en PDF para descargar gratis. Disponible también para leer online.

1 LURPA - Laboratoire Universitaire de Recherche en Production Automatisée 2 Institute of Automatic Control

Abstract : One of the prerequisites for formal verification of logic controllers using model-checking is the formalization of properties to verify. The work presented in this paper proposes a method to elaborate the formal properties of a logic controller from a Fault Tree Analysis FTA. The method developed here extends the traditional FTA with event ordering and timed information by introducing specific gates which model logic and physical time constraints. The behavior of these gates is then formalized in the form of state automata; formal properties are derived from the set of automata obtained at the end of FTA. A simple case study exemplifies the method.

Keywords : Dependabilit Fault tree analysis Formal verification Event ordering Timed automata





Autor: Israel Santiago Barragan - Matthias Roth - Jean-Marc Faure -

Fuente: https://hal.archives-ouvertes.fr/



DESCARGAR PDF




Documentos relacionados