Specification Enforcing Refinement for Convertibility VerificationReport as inadecuate

Specification Enforcing Refinement for Convertibility Verification - Download this document for free, or read online. Document in PDF available to download.

1 ECE - Department of Electrical and Computer Engineering Auckland 2 POP ART - Programming languages, Operating Systems, Parallelism, and Aspects for Real-Time Inria Grenoble - Rhône-Alpes, LIG - Laboratoire d-Informatique de Grenoble

Abstract : Protocol conversion deals with the automatic synthesis of an additional component, often referred to as an adaptor or a converter, to bridge mismatches between interacting components, often referred to as protocols. A formal solution, called convertibility verification, has been recently proposed, which produces such a converter, so that the parallel composition of the protocols and the converter also satisfies some desired specification. A converter is responsible for bridging different kinds of mismatches such as control, data, and clock mismatches. Mismatches are usually removed by the converter by disabling undesirable paths in the protocol composition similar to controllers in supervisory control of Discrete Event Systems DES. We generalize this convertibility verification problem by using a new refinement called specification enforcing refinement SER between a protocol composition and a desired specification. The existence of such a refinement is shown to be a necessary and sufficient condition for the existence of a suitable converter. We also synthesize automatically the converter if a SER refinement relation exists. The proposed converter is capable of the usual disabling actions to remove undesirable paths in the protocol composition. In addition, the converter can perform forcing actions when disabling alone fails to find a converter to satisfy the desired specification. Forcing allows the generation of control inputs in one protocol that are not provided by the other protocol. Forcing induces state-based hiding, an operation not achievable using DES control theory.

Keywords : discrete controller synthesis Protocol conversion forced simulation discrete controller synthesis.

Author: Partha Roop - Alain Girault - Gregor Goessler - Roopak Sinha -

Source: https://hal.archives-ouvertes.fr/


Related documents